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ABSTRACT 
Architecture and circuit design are the two most effective 
means of reducing power in CMOS VLSI. Mathematical 
manipulations have been applied to create a power efficient 
architecture of an FFT. This architecture has been imple-
mented in asynchronous circuit technology that achieves 
significant power reduction over other FFT architectures. 
Multirate signal processing concepts are applied to the FFT 
to localize communication and remove the need for globally 
shared results in the FFT computation. A novel architecture 
is produced from the polyphase components that is mapped 
to an asynchronous implementation. The asynchronous de-
sign continues the localization of communication and can 
be designed using standard cell libraries such as radiation-
tolerant libraries for space electronics. 
We present a methodology based on multirate signal 
processing techniques and asynchronous design style that 
supports significant reduction in power over conventional 
design practices. A test chip implementing part of this de-
sign has been fabricated and power comparisons have been 
made. 
1. INTRODUCTION 
The structure of design and its figures of merit have been 
slowly evolving to keep pace with the the relentless reduc-
tion of feature sizes in CMOS technology. While perfor-
mance remains a primary figure of merit for any design, the 
increase in transistor count and smaller feature size of each 
process generation is elevating the importance of other fig-
ures of merit. Power, skew, increasing process variations, 
and increased capacitance of non-local communication are 
becoming increasingly important challenges to architecture 
and circuit design. 
As design sizes increase, the ability to view a die as a 
unified circuit controlled by a single frequency becomes less 
viable. We feel that future architectures will be modular 
where each section contains its own frequency domain, and 
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where they communicate not on bidirectional shared busses 
but via point-to-point unidirectional communication links. 
Such a design has significant power and potential perfor-
mance advantages when compared to "traditional" architec-
tures. 
Recently, we have investigated bringing formal mathe-
matical approaches to bear on the new design realities. We 
have focused our research on a simpler problem - that of 
numerical applications - and chosen an application in this 
domain to investigate the validity and tradeoffs of this ap-
proach. 
An architecture efficient in terms of performance, power, 
and communication topology of a common numerical ap-
plication, the FFT, has been created through mathemati-
cal transformations. The mathematical manipulations are 
done at a very high level directing the transformations in a 
way that optimizes the design for implementation features 
to mimic how we consider designs to appear in the near fu-
ture. 
Our approach is to design a methodology by applying 
formal mathematical rigor to reduce the power complexity 
of designs through mathematical parallelization techniques 
that result in modular designs. Then engineering vigor is ap-
plied to optimize logic and circuit structure, and to tune the 
architecture to best fit the particular implementation tech-
nology. These techniques can be directly adopted into to-
day's design as well as those with characteristics predicted 
for future processes[6]. We thus start with a low power ar-
chitecture, and apply best known engineering practices to 
obtain significant total power reduction for a wide range of 
voltage and application domains. Each module in the de-
sign is implemented using formal asynchronous protocols. 
This allows us to implement multiple frequency domains 
without energy for distributing and dividing a clock, as well 
as to control "computation gating" at the transistor level. 
The particular domain we have chosen to implement our test 
chip is a radiation tolerant library for space applications. 
This work is a precursor to investigating more general 
high performance, low power numerical architectures. 
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Figure 1: Low Power FFT Architecture 
2. MATHEMATICAL APPROACH 
Our mathematically approach is hierarchically formed and 
expressed in terms of the W N = exp( - j Z;) notation as 
shown in Equation 1. The.derivation can be found in [5]. 
[wmln2 N~l X (n )wm1n1] Wm2n2 N 6 n2 1 Nl N2 
nl=O 
(1) 
This notation represents N2 FFTs using Nl values as the 
inner summation, which are scaled and then used to produce 
Nl FFTs of N2 values. The total operation achieves the 
desired FFT of size N. 
Historically, equations for FFT systems similar to our 
approach have been developed for two applications. In the 
mid 1960's the problem of computing the FFT of a vector 
that was too large to fit in main memory was addressed. A 
approach similar to that presented here was created to limit 
the storage requirements in these primitive systems[2]. A 
second similar approach was achieved in the 1980's for mul-
tiprocessor applications of the FFT algorithm. The under-
lying architectures created from these equations are vastly 
different than that achieved here[ 1]. 
3. FFT ARCHITECTURE 
The goals of this project are to attempt to take a common 
application area and investigate novel formal architectural 
approaches to architect low power and high performance 
with additional constraints on what we project future de-
signs will require. We therefore emphasized in our for-
mulation pipelining, increasing localization, hierarchy, and 
establishing multiple frequency domains where we attempt 
to push the critical path into concurrent frequency domains 
that support high performance. 
The multiplicative complexity of our approach is the 
same as the conventional Cooley-Tukey FFT formulation, 
which is O(NlogN). But, our approach permits localized 
computations, as opposed to globally computing butterflies. 
This in turn suggests a low power silicon implementation, 
which is shown in Figure 1. 
The multirate formulation of this algorithm has resulted 
in an implementation parallelized in a pipelined fashion. 
Each "row" in the architecture contains point-to-point uni-
directional data pipelines. The entire design is implemented 
using asynchronous finite state machines for control. 
The frequency of each horizontal track in the architec-
ture operates at ~2 the frequency of the initial sample rate 
due to decimation - an average cycle time of 160ns. The 
asynchronous design methodology allows the rate division 
to occur locally with much of the circuit idle consuming 
only leakage current when the operation is complete. 
We will assume an ultra high performance sample fre-
quency of 100MHz and a 32 bit word for this design exam-
ple, where the 32 bit word is split into a 16 bit real com-
ponent and a 16 bit imaginary component. The word size 
and frequency can be scaled dependent on the application. 
We will use a simple 256-point FFT for illustrative purposes 
due to its regularity, yet hierarchical nature without loss of 
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generality. For simplicity, choose Nl and N2 to be 16 in a 
256-point FFf. We also assume a simple four-cycle hand-
shake protocol for all communication in this design. Our 
256-point design executes at one 32-bit sample per IOns. 
Larger point FFf's have even simpler time constraints due 
to increased parallelism. 
The down arrow blocks of Figure 1 are decimators[4]. 
The output of the M-fold decimator for a sampled signal 
X(n) is given by y(n) = x(Mn). This is effectively a 
demux operation where each output is selected in order. 
We implement decimation using simple one-hot technology 
similar to [3]. This simple implementation technique al-
lows us to arbitrarily scale the size of Nl by adding more 
one-hot cells. Upon reset the first one-hot is enabled. Upon 
each data transfer, the enabling token cascades to the next 
one-hot. The decimator control also drives the new data 
onto the line Xi (nl) and send a request to the Nl FFf cell 
to process this new data sample. The FFf handshake must 
complete before the next 16 samples arrive (150ns) or the 
input stream will be delayed. The decimators contain edge-
triggered flip flops so that the data on wires xi(nt) will ei-
ther toggle or remain at the same voltage for each new sam-
ple. The largest drawback to this part of the implementation 
in terms of power and performance is the shared load on 
the input of a wide, flat decimation. The input load can be 
greatly reduced by implementing n-way decimators (such 
as 2 or 4-way) and connecting them in a logarithmic tree. 
The optimal size of the decimation tree must be investigated 
for each implementation technology. Future technology will 
likely require multiple levels of decimation to reduce input 
load at the required high input frequency. 
Each of the Nl and N2 blocks represent another FFf 
operation which can be a hierarchical instantiation of the 
structure in the figure where the values of Nl x N2 equals 
Nl or N2 at the higher level in the hierarchy. 
The product blocks multiply a stream of results com-
ing from the Nl point FFf units by a set of constant val-
ues. Both constants and results are complex numbers, re-
quiring four multiplications and two additions per sample. 
At the top level of the design, where the highest frequency 
exists, a single complex mUltiply must occur with an av-
erage throughput of 6.25MHz. The constants are calcu-
lated by W;ln2, where ml = 0, ... , Nl - 1 and n2 = 
0, ... ,N2 - 1. Therefore all constants in the top product 
block are unity, and the product logic is replaced with a wire 
in the asynchronous implementation. Every other product 
block contains at least one unity constant per set of Nl 
constants. The asynchronous implementation of the prod-
uct logic optimizes for power by bypassing the multipliers 
when the constants are unity. This block is the performance 
bottleneck of the architecture, and the size of the top-level 
decimation dictates the frequency of the multiplications. We 
implemented compact multipliers which execute a radix-4 
Booth algorithm. A novel shared-control implementation is 
used where, due to the nature of a complex multiplication, 
we can share a single constant and control block with two 
ALU's to generate two multiplies concurrently. We there-
fore require that each multiplication have a duty cycle of 
160ns in our target architecture. Figure 2 shows the imple-
mentation of the shared-control multiplier. 
Figure 2: Multiplier Implementation 
The large pipeline switch maps results from the product 
block to the N2 FFf units. The N2 FFT units take a trans-
form of time displaced Fourier transform samples. Each 
Nl -point FFT provides one data sample to each of the N 2-
point FFf units, the first row providing the first sample. The 
pipeline switch logic design is very similar to the design of 
the decimator cell with three exceptions. First, the input 
frequency has been scaled down to a request cycle time of 
6.25MHz (160ns). Second, rows and columns are enabled 
using one-hot control in a two dimensional fashion where 
a token must be received from the top and the left cells. 
Therefore, Nl + N2 tokens exist, where two tokens are re-
quired to forward data, allowing Nl concurrent transfers. 
Upon reset the leftmost and topmost cells each contain to-
kens. The third difference is that the outputs of the one-hot 
data drivers must be tristated because each N2 FFf receives 
data from all Nl FFf units. The output load from the prod-
uct unit requires the request and data signals to drive N2 
(16) minimum sized gates. Both the input load and crossbar 
load can be driven slowly and use low power logic such as 
CVSL to reduce energy requirements. However, the results 
presented in this section use traditional fast slew rate full 
voltage swing transitions. 
The 16-point Nl and N2 FFf logic blocks are both hier-
archically decomposed into 4 x 4 FFTs with an architecture 
identical to that of the top level. However, the 4-point FFf 
and product blocks operate at a cycle time of 640ns. 
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Chip Power per transform 
DSP-24 (DSP Arch.) 143pJ / transform 
SPIFFEE-l (Stanford) 50pJ / transform 
spaceFFT 97 pJ / transform 
earth FFT 18pJ / transform 
Table 1: FFT Power Comparison 
Each 4-point FFT cell can be implemented exclusively 
with addition. The low level FFT cell can easily be imple-
mented with 16 registers, some self-timed control, and an 
adder. The adders and latches are 16 bit devices because 
they operate on real and imaginary components separately. 
In the process of design, we discovered that sharing a single 
adder in the FFT-4 required significant registers to hold in-
termediate values. Since the size of a register and an adder 
are basically equivalent, a much simplified and lower power 
design with the same area can be built by having each addi-
tion in the FFT-4 have a dedicated adder. All shared busses 
are removed and the remaining registers can be traded for 
some FIFO cells. 
A stream of data xO(m2), ... , XN-l (m2) is output by 
the N2 FFT units to an array of expanders[4]. The output 
frequency of the expanders increases Nl fold, with each ex-
pander cell providing a single data sample. 
4. CONCLUSIONS 
A new VLSI design methodology has been presented that 
illustrates potential the power benefits of a mathematical 
approach to design for low power implemented using self-
timed methodologies. We have designed and submitted to 
MOSIS a circuit containing the FFT-4 logic using a radia-
tion tolerant cell library. The power consumption of the fab-
ricated FFT-4 and completed implementation of the FFT-16 
has been used to estimate the overall power efficiency of 
a 1024-point FFT. These results are shown in comparison 
with other FFT designs in Table 1. All designs are mea-
sured using a 3.3V voltage source. 
The space design uses a radiation tolerant cell library. 
Due to the radiation constraints, all logic including registers 
is implemented using static gates and the minimum size in-
verter measures 90>. for the p-fets and 50>' for the n-fets. 
Similar static implementations with appropriate sized de-
vices requires approximately 15% of the area of the space 
cells, where minimum size devices can be 4>. for the p and 
n-fets or smaller. The asynchronous methodology is orthog-
onal to the device implementation, and dynamic implemen-
tations can be designed to save significant power over com-
plementary static CMOS designs. The value for the Earth 
energy is estimated based on paper designs being compared 
to the radiation tolerant implementation. 
Figure 3 shows a sample control circuit: the domino 
implementation of one of the two types of one-hot asyn-
chronous finite state machine controllers. This dynamic 
controller requires only 3 domino inverters and 4 inverters. 
The sum-of-products equations for the static space version 
are lreq = greq X go + greq x lreq, next = greq x Y, and 
Y = go x lreq + greq x Y. Control was synthesized using the 
3D and MEAT tools, and the latches and data path elements 
were library cells or hand designed. 
go lreq 
greq 
Figure 3: Domino I-Hot Circuit 
We feel that asynchronous design methodologies scale 
extremely well. When combined with this mathematical ar-
chitecture an elegant design, with properties of future ar-
chitectures, is produced with significant power advantages. 
The implementation results presented here leave substan-
tial headroom for power optimization. We feel that the de-
creased power and throughput are a combination of greater 
locality and parallelism which permits frequency domains 
which are exploited to increase throughput and lower power. 
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